

**FIG. 1**

The diagram illustrates a multi-channel communication system. On the left, a transmitter (1) consists of an Input (2), a Divider (3), a MOD (4), and a Transmitter (5). It is connected to a parabolic antenna (6). A dashed line (7) represents a signal path from the transmitter to a Transponder (10). The Transponder (10) has an antenna (11) and a Transponder (13). It receives signals from three antennas (22, 32, 42) and sends signals to three corresponding antennas (21, 31, 41). On the right, there are three receivers: 1st receiver (23), 2nd receiver (33), and 3rd receiver (43). Each receiver contains an Input, a DEMOD, a Mixer, and an Output. The 1st receiver (23) is connected to antenna 22 and has an output (26). The 2nd receiver (33) is connected to antenna 32 and has an output (36). The 3rd receiver (43) is connected to antenna 42 and has an output (46). A dashed line (57) represents a signal path from the transmitter to a Digital Transmitter (51). The Digital Transmitter (51) has an Input (52), a MOD (54), and a Transmitter (55). It is connected to a parabolic antenna (56). A dashed line (58) represents a signal path from the transmitter to the 1st receiver (23).







FIG. 2










FIG. 6




FIG. 7




FIG. 8






FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16






FIG. 17




FIG. 18





FIG. 19






FIG. 21






FIG. 23




FIG. 24






FIG. 25(a)




FIG. 25(b)




FIG. 26




FIG. 27




FIG. 28




FIG. 29




FIG. 30




FIG. 31




FIG. 32






FIG. 33




FIG. 34




FIG. 35




FIG. 36




FIG. 37




FIG. 38






FIG. 39








FIG. 41




FIG. 42





FIG. 43




FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 48






FIG. 49




FIG. 50




FIG. 51




FIG. 52




Figure 7 is a schematic diagram of a circular structure. It features a large outer circle (704) and a smaller inner circle (701). A dashed line (703) is positioned between the two circles. A horizontal line (702) passes through the center of the inner circle. A shaded region (705) is located in the upper right quadrant, overlapping the outer circle (704) and the inner circle (701). The shaded region is divided into two sub-regions: a cross-hatched area (706) and a diagonally hatched area (707). A point (711) is marked within the cross-hatched area. A label (712) points to the outer boundary of the large circle.




FIG. 54




FIG. 55




FIG. 56






FIG. 57




FIG. 58




FIG. 59(a)




FIG. 59(b)




FIG. 59(c)




FIG. 59(d)




FIG. 60




FIG. 61




FIG. 62(a)

Spectrum of ASK Signal




FIG. 62(b)

Characteristics of VSB Filter




FIG. 63




FIG. 64






FIG. 65




FIG. 66




FIG. 67




FIG. 68(a)

8-VSB




FIG. 68(b)

8-VSB ( $L=L_0$ )




FIG. 68(c)




FIG. 69




FIG. 70

794




FIG. 71




FIG. 72






FIG. 73




FIG. 74(a)




FIG. 74(b)






FIG. 76




FIG. 77




FIG. 78




FIG. 79




FIG. 80






FIG. 81




FIG. 82




FIG. 83




FIG. 84




FIG. 85




FIG. 86




FIG. 87





FIG. 88








FIG. 90




FIG. 91





FIG. 92



3




FIG. 94

33




FIG. 95




FIG. 96






FIG. 97




FIG. 98




FIG. 99




FIG. 100




FIG. 101




FIG. 102




FIG. 103




FIG. 104






FIG. 105




FIG. 106





FIG. 107



**\*\* : approximately calculated**

FIG. 108(a)




FIG. 108(b)




FIG. 108(c)




FIG. 108(d)




FIG. 108(e)




FIG. 109




FIG. 110






FIG. 111


Subchannel-1 (SRQAM:DI=2bit)




**Subchannel-2 (36-SRQAM:  $D_2 = 3\text{bit} + 1/8\text{bit}$ )**



**Subchannel-3 (144-SRQAM:D<sub>3</sub>=2bit)**




**Subchannel-4 (576-SRQAM:D<sub>1</sub>=2bit)**




Subchannel-1 (SRQAM:  $D_1=2\text{bit}$ )

FIG. 112




Code word-1

Subchannel-2 (16-SRQAM:  $D_2=2\text{bit}$ )




Code word-2

Subchannel-3 (64-SRQAM:  $D_3=2\text{bit}$ )




Code word-3

Subchannel-4 (256-SRQAM:  $D_4=2\text{bit}$ )



Code word-4



signal point  
code word  
11 11 11 11



FIG. 113




FIG. 114





FIG. 115






FIG. 116

FIG. 117




FIG. 118




FIG. 119(a)




FIG. 119(b)




FIG. 120(a)




FIG. 120(b)






FIG. 121




FIG. 122




FIG. 123




FIG. 124




FIG. 125(a)





FIG. 125(b)









FIG. 127




FIG. 128(a)




FIG. 128(b)




FIG. 128(c)






FIG. 128(d)




FIG. 128(e)




FIG. 128(f)




FIG. 129




FIG. 130

GHOST DELAY-2 $\mu$ s. DU-8dB  
Figure 8 Bit Error Rate Performance Under Single Ghost  
and Gaussian Noise (1)




FIG. 131




FIG. 132




FIG. 133




FIG. 134




FIG. 135







FIG. 136



The diagram illustrates a video transmission system, divided into a Transmitter (left) and a Receiver (right), connected via an RF link (43).

**Transmitter (401):**

- Input section (742):** Receives an (HDTV) signal. It contains a Video encoder (401a) with sub-blocks 401c (1st video encoder) and 401d (1-1 video encoder), and 401b (2nd video encoder). The output of 401c is labeled 743a. The output of 401d is labeled 743b. The output of 401b is labeled 744a.
- Trellis Encoder (744):** Receives inputs from 743a and 743b. It outputs D1 and D2 to the C-CDM modulator (749).
- ECC (Error Correction Code) block (744b):** Receives input from 744a and outputs D3 and D4 to the C-CDM modulator (749).
- C-CDM modulator (749):** Receives D1, D2, D3, and D4. Its output is labeled 852a.
- Modulator (742):** Receives input from 852a and outputs the Transmitted Signal (5a) to the RF link (43).

**Receiver (852b):**

- Demodulator (760):** Receives the Received Signal (24a) from the RF link (43). Its output is labeled 757.
- Output section (758):** Contains a Video decoder (402) with sub-blocks 402a (1st video decoder), 402c (1-1 video decoder), 402d (1-2 video decoder), and 402b (2nd video decoder). The output of 402a is labeled 758a. The output of 402c is labeled 758b. The output of 402d is labeled 758c. The output of 402b is labeled 758d.
- Trellis Decoder (759):** Receives inputs from 758a and 758b. It outputs D1 and D2 to the C-CDM demodulator (760).
- ECC (Error Correction Code) block (759b):** Receives input from 758c and outputs D3 and D4 to the C-CDM demodulator (760).
- C-CDM demodulator (760):** Receives D1, D2, D3, and D4. Its output is labeled 24.
- Input circuit (24a):** Receives input from 24 and outputs the Received Signal (24a) to the RF link (43).

**Timing Diagram (Bottom):**

The timing diagram shows the relationship between the (HDTV) signal and the (LDTV) signal. The (HDTV) signal is shown as a series of pulses. The (LDTV) signal is shown as a series of pulses, with the first pulse labeled (EOTV) and the subsequent pulses labeled (HDTV).




FIG. 138




FIG. 139




FIG. 140




FIG. 141




FIG. 142




FIG. 143






FIG. 144







FIG. 146







FIG. 147

FIG. 148






FIG. 150




FIG. 151







FIG. 152



Transfer Rate (Mbps)

FIG. 153




FIG. 154




FIG. 155




FIG. 156




FIG. 157




FIG. 158




FIG. 159(a) Q



FIG. 159(b) Q




FIG. 159(c) Q




FIG. 159(d) Q






FIG. 160(a)




FIG. 160(b)




FIG. 161




FIG. 162




FIG. 163




FIG. 164




FIG. 165(a)




FIG. 165(b)




FIG. 166




FIG. 167






FIG. 168(a) Inter leave Table

		1	2	3	4	5	6	7	
		Data							954
951b	1	A 1	A 2	A 3	A 4	A 5	A 6	Parity	951a
	2	B 1	B 2	B 3	B 4				
	3	C 1							
	4	D 1							
	5	E 1							
	6	F 1							
	C 1 Parity	Parity	Parity	Parity	Parity	Parity	Parity	Parity	

FIG. 168(b)




FIG. 169  
Comparison of Redundancy




FIG. 170




FIG. 171




FIG. 172




FIG. 173

